PCIe Bandwidth Calculator
Calculate raw and effective PCIe bandwidth for Gen1 through Gen6 with configurable lanes, encoding, and protocol overhead.
Input
Accounts for ACK/NAK, flow control, and other link-level overhead. Typical: 3-8%.
Effective Bandwidth
6.75 GB/s
54.0 Gb/s aggregate
Raw Aggregate Bandwidth
7.88 GB/s
63.0 Gb/s aggregate
Calculation:
Raw = 16 GT/s × 4 lanes × 98.5% encoding ÷ 8 = 7.88 GB/s
Effective = Raw × 90.1% (payload) × 95.0% (additional) = 6.75 GB/s
Example input:
Gen4 x4, 256-byte payload, 5% protocol overhead → ~7.87 GB/s effectiveResults
Engineering Notes
Encoding Overhead by Generation
Gen1/Gen2 use 8b/10b encoding (20% overhead, 80% efficiency). Gen3/Gen4/Gen5 use 128b/130b encoding (~1.54% overhead, ~98.46% efficiency). Gen6 uses PAM4 with 1b/1b encoding (no encoding overhead, but FLIT mode introduces different protocol overhead).
Protocol Overhead Estimation
The protocol overhead percentage accounts for TLP headers (12-20 bytes for PCIe), DLLPs (6 bytes), framing symbols, and ACK/NAK traffic. Typical values range from 3-10% depending on payload size. Larger payloads have lower relative overhead.
Read vs Write Throughput
For reads, the completion overhead (data returning with CplD headers) reduces effective bandwidth compared to writes. Writes typically achieve higher effective throughput because the payload only travels in one direction.
Common Mistakes
Confusing GT/s with GB/s
Ignoring protocol overhead
Frequently Asked Questions
Related Tools
Paste LTSSM state logs to analyze transitions, detect repeated recovery events, and get engineering debug guidance.
Calculate theoretical bandwidth for DDR4, DDR5, LPDDR4, LPDDR5, and LPDDR5X with configurable data rate and bus width.
Calculate symbol rate, unit interval, Nyquist frequency, and aggregate bandwidth for NRZ and PAM4 links.