Learn
Engineering guides on hardware protocols, debugging techniques, and how to use the tools effectively.
What is PCIe LTSSM?
Understanding the Link Training and Status State Machine and its role in PCIe link initialization.
Read articlePCIe Gen4 vs Gen5 Bandwidth
Comparing bandwidth, encoding, and practical throughput differences between PCIe Gen4 and Gen5.
Read articleHow to Decode eMMC EXT_CSD
A practical guide to reading and interpreting eMMC Extended CSD registers for health and configuration.
Read articleUnderstanding UFS Descriptors
Exploring UFS device, configuration, geometry, and health descriptors and their engineering use.
Read articleHow to Read NVMe Identify Controller Data
Decoding NVMe Identify Controller and Namespace data structures for firmware and system debugging.
Read articleDDR Bandwidth Calculation Explained
How to calculate theoretical DDR4, DDR5, and LPDDR5 bandwidth from data rate and bus width.
Read articleNRZ vs PAM4
Comparing NRZ and PAM4 modulation schemes, their trade-offs, and when each is used in SERDES links.
Read articleUnderstanding SPI NOR Status Registers
A guide to WIP, WEL, BP bits, QE, and SRWD fields in SPI NOR flash status registers.
Read articleUnderstanding eSPI Channels
Peripheral, Virtual Wire, OOB, and Flash channels in the eSPI protocol — a conceptual overview.
Read articleHow to Debug PCIe Link Recovery
Practical debugging steps for repeated PCIe link recovery, including signal integrity and equalization checks.
Read article